top of page

From Zero to 220 Nanoseconds: AI-Generated Ultra–Low-Latency C++ for DXY on CME

Wed, Oct 22

|

AI-Generated Ultra–Low-Latency C++ for CME

Discover how an advanced AI-designed C++ stack hits 220–750 ns wire-to-wire on CME DXY, the real costs to colocate in Aurora, legal/compliance must-haves, and the revenue math behind scaling to 32 ports. Learn the blueprint from hardware to first live clip in weeks.


Tickets are not on sale
From Zero to 220 Nanoseconds: AI-Generated Ultra–Low-Latency C++ for DXY on CME
From Zero to 220 Nanoseconds: AI-Generated Ultra–Low-Latency C++ for DXY on CME

Time & Location

Oct 22, 2025, 7:00 PM – 11:00 PM

AI-Generated Ultra–Low-Latency C++ for CME

Guests

About the event

Join us for a deep-dive webinar that demystifies AI-generated, ultra–low-latency trading architecture for the US Dollar Index (DXY) on CME—end to end. You’ll see how a cutting-edge large language model produced a minimalist C++17 market-making engine that fits in L1 cache (<128 bytes hot path), compiles to a sub-45 KB static ELF, busy-polls AF_PACKET v3, and achieves 220–750 nanoseconds wire-to-wire with standard Intel X710/E810 NICs—no kernel calls on the hot path, no STL, no malloc/new, no threads, and zero external dependencies. We’ll map the entire journey from concept to first live quote.


What you’ll learn:


Strategy scope: Software-only DXY futures market making, scaling per 10G port and CPU core; how 1 bp per clip at 1 lot translates to ~$980 net after fees, and how 18K clips/day drives monthly P&L.


Hardware blueprint: A practical 16-core Supermicro build around ~$15K, X710 NICs, NVMe, ECC RAM; when to consider FPGA NICs and…


This event has a group. You’re welcome to join the group once you register for the event.
4 updates in the group

Share this event

bottom of page